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Abstract
Since its inception, power electronics has been to a large extent driven by the
available power semiconductor devices. Switching power converter topologies, modes
of operation, switching frequencies, passive filtering elements are chosen based on the
switching and conduction characteristics of power semiconductor devices. In recent
times new wide bandgap power semiconductor devices, such as SiC MOSFETs, are
emerging with superior performance as compared to conventional silicon devices.
In switching power converter design, power losses of the power semiconductor de-
vices play a crucial role in determining the physical characteristics of power converter
systems in terms of size, weight, efficiency and, ultimately, cost. Switching losses
impose an upper limit to the switching frequency, which in turn determines passive
filtering element sizes and dimensioning of the cooling system. An accurate power
loss model of the power semiconductor devices is needed for switching power con-
verter design and optimization and to quantify the system-level advantages of novel
SiC devices compared to conventional silicon devices.
Since power semiconductor device performance plays a key role in power electron-
ics applications, power electronics designers need circuit-oriented device models to
simulate the in-circuit performance of power devices in different applications. The
basic objective in device modeling is to obtain a predictive description of the current
flow through the device as a function of the applied voltages and currents, environ-
mental conditions, such as temperature and radiation, and physical characteristics,
such as geometry, doping levels, and so on. In general, there is a trade-off between
computational speed and model accuracy. The required accuracy and simulation time
v
are crucial factors considered by device model designers when making this tradeoff.
In this dissertation, the analysis and applications of wide bandgap power devices
can be divided into two parts: development of analytical loss model for wide bandgap
power devices, and development of wide bandgap power semiconductor device models.
In the first part, a simple and accurate analytical switching loss model for SiC
power devices is developed. This model considers the device capacitances and the
parasitic inductances in the circuit, which have a strong impact on switching losses. In
addition, the reverse recovery effect of the body diode of SiC MOSFET is considered.
The detailed analysis of turn-on and turn-off transitions is presented. The accuracy
of the proposed model is validated by experimental results, and the accuracy of
the proposed loss model and conventional piecewise linear loss model is compared.
The proposed analytical loss model has several advantages: it gives insight into the
switching process, showing how different parameters and parasitics affect switching
waveforms and determine switching losses; it provides accurate and simple closed-form
switching loss calculation; it is useful for optimization given the fast calculation speed
and the absence of numerical convergence problems; all power device parameters can
be derived from datasheets (but requires parasitics estimation); it includes MOSFET
body diode reverse recovery; it provides piecewise linear estimate of actual switching
waveforms.
In the second part, a simple and accurate circuit-simulator compact model for sili-
con carbide (SiC) MOSFET is proposed and validated under both static and switching
conditions. A novel feature of the proposed model is that it takes into account the
nonlinear parasitic capacitances of the device and parameter extraction requires only
data from device manufacturer datasheet. A parameter extraction procedure is pro-
posed. A simulation model is built in Pspice software tool. The PSpice simulation
results are compared with datasheet results. The comparison shows good agreement
between simulation and datasheet results for both static and dynamic characteris-
vi
tics.
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Chapter 1
Introduction
1.1 SILICON CARBIDE DEVICES FOR POWER ELECTRONICS
APPLICATIONS
Semiconductor technology has always been a driving force in the evaluation of
power electronics. Until recently silicon-based power semiconductor devices have
been widely used in the power electronics and power system applications. The per-
formance of silicon-based devices has been improving over the last decades. However,
as the needs and requirements for electric energy continuously grow, silicon (Si) de-
vices are reaching their theoretical limits in performance due to the inherent physical
limitations of Si material properties, which make them unsuitable for future demands,
especially for high voltage, high temperature, high frequency, high efficiency and high-
power density applications. For example, current Si insulated-gate bipolar transistors
(IGBTs) are able to handle high voltage and high current; however, these devices have
relatively slow switching speed, which reduces the efficiency and increases size and
weight of the power electronics systems using these devices [1].
On the other hand, Si metal-oxide-semiconductor field effect transistors (MOS-
FETs), are well-suited for high-switching frequency applications up to MHz frequen-
cies, however they suffer from relatively high on-state resistance as the blocking volt-
age increases which results in high conduction loss.
Moreover, the maximum operating temperature for silicon devices is around 150◦C,
which determines the thermal management system size and weight. For example, a
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variety of applications in the aircraft or automotive industries require power con-
version systems to operate at an ambient temperature above 200◦C, far beyond Si
material limits. Therefore, there is a prompt need to develop new power electronics
devices for high temperature thermal environment or reduced cooling, high voltage
and high efficiency systems.
The emerging silicon carbide (SiC) technology is the most promising solution to
improve the performance of semiconductor devices, thanks to its superior material
properties compared to Si [2, 3, 4, 5, 6, 7]. Excellent electrical properties of silicon car-
bide (SiC) material, such as wider bandgap, higher thermal conductivity, and higher
critical breakdown electric field, make it a very attractive semiconductor material for
power switching devices. Table 1.1 compares the physical properties of Si and 4H-
SiC materials [8].
Table 1.1: Physical characteristics of Si and 4H- SiC
Material Si 4H-SiC Unit
Bandgap Energy 1.1 3.26 eV
Relative permittivity 11.8 10 -
Critical electric field, EC 300 2200 kV/cm
Electron saturated drift velocity 1.0 2.0 ×107cm/s
Electron mobility, µn 1500 1000 cm2/V · s
Hole mobility, µh 600 115 cm2/V · s
Thermal conductivity 1.5 4.9 W/cm ·K
As seen in Table 1.1, the band gap of SiC (3.26 eV) is approximately three times
that of Si. A large bandgap results in lower leakage currents than Si, which allows the
SiC-based devices to operate at much higher temperatures. The higher breakdown
electric field of SiC, 2.2×106V/cm, which is almost ten times larger than Si, makes it
2
possible to design wide bandgap power devices with thinner and more highly-doped
voltage-blocking layers, resulting in lower conduction losses.
Based on the Baliga’s figure of merit, the ideal specific on-resistance is given as
Equation 1.1.
Ron,sp(ideal) =
4V 2BR
εSiCµnE3C
(1.1)
This equation shows that specific on-resistance of a unipolar devices having break-
down voltage VBR is inversely proportional to the cube of critical breakdown electric
field EC of the semiconductor material. Since the SiC critical breakdown electric field
is almost 10 times more than Si, the ideal specific on-resistance of SiC is more than
250 times smaller than that of Si, when accounting for the lower electron mobility of
SiC with respect to Si. As a result of that, a lower on-resistance and conduction loss
for a given breakdown voltage is achievable.
The higher thermal conductivity of SiC, coupled with the large bandgap, allows
high-temperature operation of SiC-based devices at temperatures easily exceeding
200◦C [9, 10, 11]. Operation of Si at higher temperature is limited by doping concen-
tration, since the intrinsic carrier concentration (ni(T )) increases exponentially with
temperature, when the intrinsic carrier concentration reaches the maximum limit
(ni(T ) > max (Na, Nd)) in the structure, the structure becomes all intrinsic and the
structures fail to behave as a semiconductor any longer. However, SiC not only have
very fewer intrinsic carrier concentration compare to Si, but also has a wider band
gap. It means that the energy required for an electron to jump from the valence band
to the conduction band within the semiconductor is too large which enables SiC ma-
terials to operate at higher temperature (above 200C). All of the above advantages
make wide bandgap semiconductor devices an ideal substitution to Si-based devices
in future high-voltage and high-power converter systems.
A significant amount of research and development activity has occurred over the
past two decades in the development of SiC power devices. Therefore, high voltage
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SiC unipolar power switches (from 600V to 1200V), such as JFETs and MOSFETs
have become commercially available since 2011 from Cree (now Wolfspeed), Infineon
and other manufacturers [12]. These SiC active power devices offer much lower on-
state resistance per unit area than conventional Si MOSFETs with the same voltage
rating and much faster switching speed than Si IGBTs and GTOs. The superior
performance of SiC has also encouraged the commercialization of SiC Schottky diodes
with blocking voltages from 600V up to 1200V by Cree, GeneSiC and other device
manufacturers. These SiC Schottky diodes have ultra-fast switching speed and almost
zero reverse recovery, compared with conventional Si p-i-n diodes.
1.2 RESEARCH MOTIVATIONS AND OBJECTIVES
The analysis and applications of wide bandgap power devices require a substantial
research effort, including the development of circuit-oriented device models for wide
bandgap power devices, and loss modeling of wide bandgap power devices. This
dissertation contributes in two areas: 1. Development of analytical loss model for
wide bandgap power devices. 2. Development of circuit-oriented wide bandgap power
semiconductor device models.
1.2.1 Accurate Analytical Switching Loss Model for High Voltage SiC
MOSFETs Includes Parasitics and Body Diode Reverse Recovery
Effects
The switching converter design process is typically an optimization process based
on a spreadsheet that estimates performance as a function of design parameter val-
ues within the design space. This parameter-based optimization process requires an
accurate analytical loss model with closed-form equations that relate switching losses
to system parameters.
Given the high switching speed of SiC MOSFETs, the effect of device parasitic
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capacitances and parasitic inductances on switching losses is significant and must be
considered [13, 14, 15, 16]. In early SiC MOSFET products the body diode could not
be reliably used and separate antiparallel Schottky diodes were typically added, but in
newer generation SiC MOSFETs the body diode can be used to provide bidirectional
current capability. Note that the body diode is a bipolar device with a PiN structure
and exhibits reverse recovery at turn-off, which causes increased switching loss [17].
SiC power MOSFETs have now become commercially available with voltage rating
of 1.2 kV, and the maximum operating temperature of SiC power MOSFET products
is 150◦C - 200◦C, partly due to limitations of their plastic packages rather than
intrinsic device limitations. High junction temperature operation of SiC MOSFETs
can lead to a smaller cooling system being required. Therefore, performance of SiC
MOSFETs operating at high temperatures is of interest to power electronics engineers
[18, 19, 20]. Therefore, we propose a novel analytical loss model for SiC MOSFETs.
Novel features of the model are: modeling of the performance of body diode and of
the effect of reverse recovery; inclusion of parasitic inductive elements and of device
junction capacitances. The proposed model breaks up the switching process into
several subintervals and develops analytical equations for each subinterval to calculate
the switching loss.
1.2.2 Characterization and Modeling of a SiC MOSFET
Since power semiconductor devices play significant roles in power electronics ap-
plications, the power electronics designers need to evaluate the performance of the
power devices in order to fully utilize the device capabilities. Therefore, compact, i.e.,
circuit-oriented power device models are needed to be used during the design process
in circuit simulators such as PSpice, MATLAB Simulink, Saber and so on [21].
Developing accurate SiC device models able to predict the details of fast induc-
tive switching waveforms is very challenging. A good device model for circuit design
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should be able to predict static I-V characteristic with reasonable accuracy. Be-
cause of the important role of the built-in device parasitic capacitances in the device
dynamic behavior, a device model should include an accurate model for all these par-
asitic capacitances. The model should be temperature dependent, which means that
the model should capture temperature-dependent behavior over the entire tempera-
ture operating range of the switching converter applications. Also, the model should
have as few parameters as needed to accurately capture device behavio,r including
static and dynamic characteristics.
In the literature, the presented device models for SiC MOSFETs and Schottky
diodes can be categorized in two major groups: 1) analytical models which uses the
finite element solutions to obtain the model ([22, 23, 24]); and 2) circuit-simulator
models which apply equation-based description of device behavior. Circuit-oriented
models require much less time for simulation with acceptably accurate results com-
pared to the analytical models which provide very high accuracy but require long
simulation time and detailed information about device fabrication. . Additionally,
analytical models are often not compatible with detailed circuit simulation.
The goal of this work is to create a simple and accurate circuit-simulator compact
device model to evaluate the SiC device performance and validate it under static
and switching conditions. The proposed model predicts static I-V characteristic with
proper accuracy. Due to the importance of built-in devices parasitic capacitances in
dynamic behavior of the device, the proposed model includes these parasitic capaci-
tances.
1.3 STATE OF THE ART IN RESEARCH
1.3.1 ANALYTICAL LOSS MODEL FOR SIC POWER DEVICES
Power losses in power semiconductor devices includes conduction loss and switch-
ing loss. The conduction loss can be estimated from the device static IV character-
6
istics and the procedure is relatively straight-forward. The switching loss not only
depends on device parameters, but also on circuit parameters, such as gate drive char-
acteristics, stray inductances and device parasitic capacitances. To estimate switching
loss, the conventional analytical loss model treats power switch turn-on and turn-off
current and voltage waveforms as piecewise linear.
Usage of the conventional loss model results in closed form equations that can be
easily used to obtain device switching loss. However, this model does not consider
parasitic elements from PCB layout and devices packages. Additionally, it does not
consider the nonlinear nature of device capacitances. As a result, the loss calculation
based on the piecewise linear loss model is not accurate and does not match experi-
mental results very well, especially for high frequency switching operation. Therefore,
the parasitic inductances and device nonlinear capacitances should be taken into ac-
count to improve the accuracy.
There are some publications that propose analytical loss models for Si MOSFETs.
The effect of the nonlinearity characteristics of MOSFET capacitances is included
in the proposed loss models in [13] and [14]. The parasitic inductances from PCB
and device packages are also considered in the models. The main drawback of these
models is their complexity. In [15], an analytical switching loss model is proposed
for synchronous buck voltage regulators. The rise and fall times equations are given
in the model. The model considers the impact of parasitic inductances, however,
the model is originally developed for low voltage Si MOSFETs, not for high voltage
SiC MOSFETs. In addition, the reverse recovery effect of the body diode of the SiC
MOSFET is not included in the model.
1.3.2 Characterization and Modeling of a SiC MOSFET
SiC MOSFET simulation models are needed for power electronics system design.
The models based on PSpice simulation can be divided into three categories: behav-
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ioral model, semi-physics model and physics-based model [3].
The physics-based model is based on semiconductor physics and, is very accurate,
but it is not suitable for power electronics circuit simulation due to the complexity
and long simulation time [25, 26].
The semi-physics model is partly based on semiconductor physics, and some equa-
tions and sub-circuits are included in the model. The developed semiphysics models
in [27] and [28] are based on the traditional Si MOSFET structure, combined with
secondary sub-circuits, and are consequently simpler than physics-based model. On
the other hand, traditional Si MOSFET model in PSpice has many parameters which
are coupled with each other, therefore it is difficult to obtain accurate parameters to
fit the characteristic curves of SiC MOSFET.
Behavioral model is based on behavioral equations of SiC MOSFET, and the infor-
mation about the internal structure and physical parameters of SiC MOSFET is not
necessary, therefore it is very suitable for power electronics circuit simulation. The
commonly used method is using segmented equations to describe the static character-
istics of SiC MOSFET. The behavioral model developed in [29] uses three equations,
which represents the cutoff region, linear region and saturation region. But, the seg-
mented equations are not continuously differentiable, which causes the behavioral
model to suffer from simulation convergence problems [30].
1.4 CONTRIBUTIONS
There are two original contributions in this dissertation. First, a simple and accu-
rate analytical loss model for SiC power devices is developed. This model considers
device capacitances and the parasitic inductances in the circuit, which have a big im-
pact on switching losses. In addition, the reverse recovery effect of the body diode of
SiC MOSFET is considered. The detailed analyzed turn-on and turn-off transitions
are presented. The accuracy of the proposed model is validated by many experimen-
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tal results, and the accuracy of the proposed loss model and conventional piecewise
linear loss model is compared.
Second, a simple and accurate circuit-simulator compact model for silicon carbide
(SiC) is proposed and validated under both static and switching conditions. A novel
feature of the proposed model is that it takes into account the nonlinear parasitic
capacitances of the device and only device manufacture datasheet is required for the
parameter extraction. A parameter extraction procedure is proposed. A simulation
model is built in Pspice software tool, considering the parasitic elements associated
with the PCB interconnections and other components (load resistor, load inductor and
current shunt monitor). The PSpice simulation results are compared with datasheet
results. The comparison shows good agreement between simulation and datasheet
results for both static characterization and dynamic characterization.
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Chapter 2
Accurate Analytical Switching Loss Model for
High Voltage SiC MOSFETs Includes Parasitics
and Body Diode Reverse Recovery Effects
In recent times, with the fast development of wide bandgap devices, consider-
able progress has been made in power electronics applications like electric vehicles,
aircrafts, electric ships and so on [3, 31, 32, 33, 34]. These applications require high-
switching-frequency and high temperature operation. SiC power MOSFET is one
of the most promising active power switching devices for high-speed, low-loss power
electronics applications. On-state resistance of the wide bandgap devices is much
lower than that of their silicon counterparts for the same die area. In addition, wide
bandgap devices have much lower device capacitances, which makes faster switching
with lower losses possible in power converter applications. The total size of a given
power converter is expected to be decreased by using the new power semiconductor
devices due to higher switching frequency and reduced losses. However, this comes
at the price of increased EMI issues due to faster switching which requires design
improvements using novel EMI characterization methods [35].
Power losses in power semiconductor devices consist of conduction loss and switch-
ing loss. The conduction loss can be directly estimated from the device static IV char-
acteristics. The switching loss depends not only on device parameters, but also on
circuit parameters, such as gate drive current, stray inductances and device parasitic
capacitances [36, 37, 38].
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To estimate switching loss, the conventional analytical loss model treats the turn-
on and turn-off current and voltage waveforms of the power switch as piecewise linear.
This model is used as a benchmark to be compared with the proposed analytical loss
model. The conventional loss model results in closed form equations that can be easily
used for device switching loss calculation. However, the conventional loss model does
not take into account parasitic elements from PCB layout and devices packages.
Hence, this model does not accurately predict the switching device loss and does
not match experimental results very well, especially for high frequency switching
operation. Given the high switching speed of SiC MOSFETs, the effect of device
parasitic capacitances and parasitic inductances on switching losses is significant and
must be considered [13, 14, 15].
In early SiC MOSFET products the body diode could not be reliably used and
separate antiparallel Schottky diodes were typically added, but in newer generation
SiC MOSFETs the body diode can be used to provide bidirectional current capability.
Note that the body diode is a bipolar device with a PiN structure and exhibits reverse
recovery at turn-off, which causes increased switching loss [17]. Therefore, the effect
of body diode reverse recovery on switching loss should be considered in the analytical
loss model.
In this chapter, a simple and accurate analytical loss model for Silicon Carbide
(SiC) power devices is proposed. A novel feature of this loss model is that it takes
into account the package and PCB parasitic elements in the circuits, nonlinearity of
device junction capacitance and reverse recovery effect. The proposed model breaks
up the switching process into several subintervals and develops analytical equations
for each subinterval to calculate the switching loss. Inductive turn-on and turn-
off are thoroughly analyzed. A double pulse test-bench is built to experimentally
characterize the inductive switching behavior of SiC MOSFETs at different junction
temperatures. The analytical results are compared with experimental results. The
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results show that the proposed loss model is more accurate than the conventional
loss model to predict switching loss. Variations in switching behavior with junction
temperatures are discussed based on switching waveforms and analytical equations.
2.1 PROPOSED ANALYTICAL LOSS MODEL
Power semiconductor device losses consist of two components: conduction loss and
switching loss. The conduction loss calculation in power devices is usually straight-
forward. Device conduction loss is calculated from the static I-V characteristics.
Therefore, switching loss calculation will be the main focus of the loss analysis in
this chapter. The proposed model uses piecewise linear approximation of the power
semiconductor device switching waveforms to estimate the switching power losses.
This work is an extension of work presented in [39].
Fig. 2.1 shows the equivalent circuit for inductive switching of SiC MOSFETs in
a phase leg configuration used to estimate the switching loss.
Figure 2.1: Circuit with parasitic inductances and device capacitances
12
Switch S is the SiC MOSFET, D is the SiC MOSFET internal body diode. Index 1
refers to high-side SiC MOSFET S1 and index 2 refers to low-side SiC MOSFET S2.
The input is a constant DC voltage source Vdc, and output is represented by a constant
DC load current Io. The gate signals of Switches S1 and S2 are assumed to commutate
between Vdr−L and Vdr−H , a slightly negative voltage at turn-off (-5V–2V) is applied
to the gate, while a positive voltage (15V-20V) is used at turn-on. Considering
the modest transconductance of SiC MOSFETs, the positive voltage is at least 18V
to decrease conduction losses. L1, Ld1, Ls1, Ld2, Ls2 and L2 are lumped parasitic
inductances extracted from device packages and PCB traces. Parasitic elements of
the MOSFET considered in the model, are gate-source capacitance Cgs, gate-drain
capacitance Cgd and drain-source capacitance Cds.
Figure 2.2: Nonlinear capacitances Cgd and Cds as a function of drain source voltage
Vds
The nonlinear capacitances, Cgd and Cds, are approximated with a two value piece-
wise constant capacitance at low-bias voltage and at high-bias voltage, as shown in
Fig. 2.2. When Vds is greater than Vgs-Vth, Cgd =Cgda and Cds =Cdsa. When Vds
is equal to or less than Vgs-Vth, Cgd =Cgdb and Cds =Cdsb. CL is the load inductor
equivalent parallel capacitance, and RL is the DC resistance of the load inductor.
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Key waveforms during the switching transitions are shown in Fig 2.3. Vdr1 and Vdr2
Figure 2.3: Key waveforms of switching transitions in a phase leg configuration
are the gate driver output voltages, Vgs1 and Vgs2 are the gate-source voltages, Vds1
and Vds2 are the drain-source voltages, Ids1 and Ids2 are the drain currents, Ich1 and
Ich2 are the SiC MOSFET channel currents. Without loss of generality, load current
Io is assumed to be positive. In case of negative Io the roles of MOSFETs S1 and S2
are reversed. The switching waveforms of the power semiconductor devices can be
divided into several time intervals based on their physical behavior. Derivations of
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the loss model for the turn-on and turn off transitions are presented in the following.
2.1.1 MOSFET TURN-ON TRANSITION
The two MOSFETs are operated with complementary gate signals with a dead
time during which both MOSFETs are off to prevent cross conduction. The switching
transition starts at time t0, when high side MOSFET S1 is on, and low side MOSFET
S2 is off and its drain-source voltage is Vdc+Von, where Von is the MOSFET S1 on-
state voltage drop and Vdc is the input DC voltage. The entire load current Io flows
through the channel of MOSFET S1 from source to drain.
Stage 1 [t0, t1] diode current rise time: At time t0, high-side gate signal
Vdr1 commutates from Vdr−H to Vdr−L . The gate-source voltage Vgs1 of high side
MOSFET S1 starts decreasing, and it reaches the MOSFET threshold voltage Vth at
time t1. The load current Io is diverted from MOSFET channel to its body diode in
this period. No switching loss is generated in this period.
Stage 2 [t1, t2] dead time period: During this period, the body diode of
MOSFET S1 is conducting the load current. No switching loss occurs, but there are
additional conduction losses due to the body diode voltage drop. This is the deadtime
period.
Stage 3 [t2, t3] turn-on delay time: At time t2, low-side gate signal Vdr2
commutates from Vdr−L to Vdr−H . The gate-source voltage Vgs2 of low-side MOSFET
S2 starts to increase, but the MOSFET remains in cutoff until the gate-source voltage
reaches the MOSFET threshold voltage Vth at time t3. The load current still flows
through body diode D1. No switching loss is generated in this period. The effect of
parasitic inductance Ls2 in the circuit can be neglected because the drain current is
still zero in this stage.
Gate source voltage is given by
Vgs(t) = (Vdr−H − Vdr−L)[1− e
−(t−t0)
τiss ] + Vdr−L (2.1)
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where τiss = Rg(Cgs +Cgd2a), Cgd2a is the gate-drain capacitance of switch S2 at high
drain-source voltage, Rg is the gate resistance, Vdr−H is high level gate drive voltage
and Vdr−L is low level gate drive voltage. This interval ends at time t3, the instant
whenVgs(t3)=Vth.
Stage 4 [t3, t4] current rise time: In this interval, low-side MOSFET gate-
source voltage Vgs2 exceeds Vth, and the drain current Ids2 starts increasing from zero.
The drain current is given by:
Ids2(t) = gfs[Vgs2(t)− Vth] (2.2)
Where gfs is the trans-conductance of the SiC MOSFET.
The load current Io begins to transfer from body diode D1 to MOSFET S2. At
time t4, low-side MOSFET takes over the inductive load current Io and the reverse
recovery peak current Irrm of high-side MOSFET’s body diode. The waveform in
Fig. 2.6 is used to estimate Irrm. During this interval low-side MOSFET drain-
source voltage is decreased as a result of parasitic inductance voltage drop, due to
high di/dt in the circuit. At time t4, drain-source voltage Vds2(t4) = Vr.
The time duration of this period [t3, t4] is given by
t4 − t3 = Ciss(Vmiller − Vth)
Ig2
= (Io + Irrm)Ciss
gfsIg2
(2.3)
where input capacitance Ciss =Cgs2+Cgd2a, Io is the inductive load current, Irrm is the
reverse recovery peak current of body diode D1, Ls2 is the common source inductance,
and gfs is the trans-conductance of SiC MOSFET.
The gate-source plateau voltage is given by
Vmiller = Vth +
Io + Irrm
gfs
(2.4)
This expression is used to obtain the rightmost expression in 2.3.
Ig2 =
Vdr−H − 0.5(Vmiller + Vth)− Ls2dids2/dt
Rg
(2.5)
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= Vdr−H − 0.5(Vmiller + Vth)− Ls2(Io + Irrm)/(t4 − t3)
Rg
Where Ls2 is the common source inductance, and Rg is the gate resistance.
Figure 2.4: MOSFET gate driving equivalent circuit during stage 4
Fig. 2.4 shows the equivalent MOSFET driving circuit, and the gate-source signal
waveform is shown in Fig. 2.5. The average gate-source voltage is assumed to be
(Vmiller+Vth)/2 in stage 4 [t3, t4].
Figure 2.5: Gate-source signal during stage 3
The time duration t4-t3 is solved by using equations (2.3) and (2.5) as follows:
t4 − t3 = (CissRg + Ls2gfs)(Io + Irrm)(Vdr−H − 0.5Vth − 0.5Vmiller)gfs
(2.6)
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Reverse recovery current Irrm as a function of reverse recovery charge Qrr is given
by:
Irrm =
√
2Qrr
Irrm−datasheet
Trr−datasheet
(2.7)
where Qrr is obtained by:
Qrr = IoτHL (2.8)
where τHL is the high-level life time and can be obtained by device datasheet informa-
tion. Neglecting recombination in the drift region of the SiC MOSFET body diode,
τHL is:
τHL =
Qrr−datasheet
Io−datasheet
(2.9)
where Qrr−datasheet and Io−datasheet are the reverse recovery charge and the load current
from the device datasheet, respectively. The MOSFET drain-source voltage is reduced
by the inductive voltage drop of the stray inductance in the main circuit loop Ls (=
L1+L2+Ld1+Ls1+ Ld2+Ls2) and is obtained as follows
Vds2(t) = Vdc + Vd − Lsdids2
dt
(2.10)
The drain-source voltage Vds2 at time t4 is given by:
Vds2(t) = Vr = Vdc + Vd − Ls Io + Irrm
t4 − t3 (2.11)
The total switching energy loss during this period [t1, t2] is:
Eloss =
∫ t4
t3
Ids(t)Vds(t)dt (2.12)
= (Io + Irrm)(Vdc + Vd)(t4 − t3)2 +
(Io + Irrm)(Vr − (Vdc + Vd))(t4 − t3)
3
replacing (2.11) into (2.12) :
Eloss =
(Io + Irrm)(Vdc + Vd)(t4 − t3)
2 +
Ls(Io + Irrm)2
3 (2.13)
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Stage 5 [t4, t5] voltage fall time: After its reverse recovery current reaches the
peak value at time t4, body diode D1 begins to block voltage, and the SiC MOSFET
S2 goes into the ohmic region. Cgd2b is the gate-drain capacitance in ohmic region,
and Cds2b is the drain-source capacitance in the ohmic region. Therefore the drain-
source voltage Vds2 of low side MOSFET S2 decreases from Vr to on-state voltage Von
in this period.
The average gate drive current Ig2 in stage 5 [t4, t5] is:
Ig2 =
Vdr−H − Vmiller
Rg
(2.14)
The drain-source voltage Vds2 in stage 5 is decreased with a large slope dv/dt,
which is given by:
dvds2
dt
= −Ig2
Cgd2b
= Von − Vr
t5 − t4 (2.15)
where gate drain capacitance Cgd =Cgd2b.
By substituting (2.14) into (2.15), the time duration of this period [t4, t5] is
estimated as:
t5 − t4 = Cgd2bRg(Vr − Von)
Vdr−H − Vmiller
(2.16)
The total loss, including voltage-current overlap loss, is given by:
Eloss =
∫ t5
t4
Ids(t)Vds(t)dt (2.17)
= (t5 − t4)(Vr + Von)Io2 +
(Vr + Von)IrrmTrr2
4
As shown in the Fig. 2.6, Trr2 is the time for the body diode reverse recovery
current to decrease from the peak value Irrm to zero and is given by
Trr2 = Trr − Ta (2.18)
Where Trr is the total reverse recovery time and Ta is the time which the diode current
reaches from zero to the peak reverse recovery current (Irrm).
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Figure 2.6: Turn-on current of power MOSFET with reverse recovery current
The reverse recovery time as a function of reverse recovery current is given by:
Trr =
2Qrr
Irrm
(2.19)
where Qrr=IoτHL.
Time duration Ta is calculated by:
Ta =
Irrm
Io + Irrm
(t4 − t3) (2.20)
By substituting (2.20b) and (2.20) into (2.18), the time duration of Trr2 is esti-
mated as:
Trr2 =
2Qrr
Irrm
− Irrm
Io + Irrm
(t4 − t3) (2.21)
Stage 6 [t5, t6] MOSFET conduction time: The gate-source voltage Vgs2
increases exponentially to Vdr−H . MOSFET S2 is on and conducts the entire load
current Io. This is the on-interval. No switching loss is generated in this period. The
MOSFET conduction loss occurs in this time period.
2.1.2 MOSFET TURN-OFF TRANSITION
Stage 7 [t6, t7] turn-off delay time: The gate signal for low-side MOSFET
S2 is set to Vdr−L at time t6. The gate-source voltage Vgs2 drops to Vmiller at time
t7. Vds will not increase until Vgs decreases to Vmiller. Input capacitance Ciss is being
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discharged through gate drive circuit. The gate source voltage Vgs is given by:
Vgs(t) = (Vdr−H − Vdr−L)e
−(t−t6)
τiss + Vdr−L (2.22)
where τiss = Rg(Cgs + Cgd2b), Cgd2b is the gate-drain capacitance at low drain-
source voltage, and Rg is the gate resistance. This interval ends at time t7, when
Vgs(t7)=Vmiller.
Stage 8 [t7, t8] voltage rise time: The MOSFET drain-source voltage Vds2 in-
creases in this period. The high-side MOSFET output capacitance Cds1 is discharged
by load current. The measured drain current Ids2 is reduced from load current Io by
the charging current flowing into capacitance Cds1. The average gate drive current
Ig2 in this time period is given by:
Ig2 =
Vmiller − Vdr−L
Rg
(2.23)
Where Vmiller is:
Vmiller = Vth +
Io
gfs
(2.24)
The drain-source voltage slope is:
dvds2
dt
= Ig2
Cgd
= Vdc + Vd − Von
t8 − t7 (2.25)
where gate-drain capacitance Cgd =Cgd2b. By substituting (2.23) into (2.25), the time
duration of this period [t7, t8] is estimated as:
t8 − t7 = Cgd2bRg(Vdc + Vd − Von)
Vmiller − Vdr−L
(2.26)
The switching energy loss during this period [t7, t8] is given by:
Eloss =
∫ t8
t7
Ids(t)Vds(t)dt (2.27)
= (t8 − t7)(Vdc + Vd − Von)2 Io − Cds1
(Vdc + Vd − Von)2
2
Stage 9 [t8, t9] current fall time: After the body diode D1 becomes forward-
biased at time t8, the current begins diverting from low-side MOSFET S2 to body
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diode D1 of high-side MOSFET S1. This interval ends when the drain current Ids2
becomes zero and gate-source voltage Vgs2 reaches Vth. The MOSFET S2 suffers an
extra voltage stress, because decreasing drain current introduces a voltage drop across
the parasitic inductances.
The time duration of this period [t8, t9] is given by:
t9 − t8 = Ciss(Vth − Vmiller)
Ig2
= Ids2Ciss
gfsIg2
(2.28)
where MOSFET input capacitance Ciss =Cgs2+Cgd2a, Ig2 is the average gate drive
current in stage 9, Cgd2a is the gate-drain capacitance at high drain-source voltage.
The drain current of MOSFET S2 at the begining of this stage is:
Ids2(t8) = Io − Cds1aVdc + Vd − Von
t8 − t7 (2.29)
Fig. 2.7 shows the equivalent MOSFET drive circuit during stage 9.
Figure 2.7: MOSFET gate driving equivalent circuit during stage 9
The average gate drive current Ig2 in this period is:
Ig2 =
0.5(Vmiller + Vth)− Vdr−L − Ls2dids2/dt
Rg
(2.30)
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= 0.5(Vmiller + Vth)− Vdr−L − Ls2Ids2/(t9 − t8)
Rg
where Ls2 is the common source inductance value.
By substituting (2.29) into (2.30), the duration time t9-t8 is given by
t9 − t8 = CissRg + Ls2gfs(0.5Vmiller + 0.5Vth − Vdr−L)
(Io − Cds2aVdc + Vd − Von
t8 − t7 ) (2.31)
The switching energy loss during this period [t8, t9] is given by
Eloss =
∫ t9
t8
Ids(t)Vds(t)dt (2.32)
= (t9 − t8)(Vdc + Vd)2 (Io − Cds2a
Vdc + Vd − Von
t8 − t7 ) +
Ls
2 (Io − Cds2a
Vdc + Vd − Von
t8 − t7 )
2
Stage 10 [t9, t10] diode cunduction time: The body diode D1 conducts the
entire load current. This is the deadtime interval. No switching loss is generated.
Stage 11 [t10, t11] turn-on delay time of S1: At time t10, high-side gate
signal Vdr1 commutates from Vdr−L to Vdr−H . The gate-source voltage Vgs1 increases
to Vth at time t11.
Stage 12 [t11, t12] current rise time of S1: When gate-source voltage Vgs1
reaches Vth, MOSFET channel current Ich1 begins to increase. The load current Io
begins to divert from body diode D1 to MOSFET S1. No switching loss occurs in
this period.
2.2 EXPERIMENTAL VALIDATION OF THE ANALYTICAL LOSS
MODEL
2.2.1 HARDWARE SETUP
In order to validate the analytical loss model, a printed circuit board (PCB) test-
bench was built to conduct the inductive switching experiments with a phase-leg
configuration as in Fig.2.1 using 1200V SiC MOSFET. PCB layout parasitic induc-
tances were minimized during the design. Experimental setup for inductive switching
test is shown in Fig. 2.8.
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Figure 2.8: Experimental setup for inductive switching tests
The test-bench includes two test sockets for SiC MOSFETs, a SiC MOSFET gate
driver, input capacitors with very low ESL (equivalent series inductance), a load in-
ductor, probetip- adapters, and a Pearson coil for drain current measurement. The
MOSFET under test is a SiC MOSFET C2M0160120 from CREE Inc. rated at
1200V/19A. The gate driver IC IXDD609SI is from IXYS Corporation with 9A max-
imum source/sink drive current. The gate driver output voltage switches from -5V
to 18V. Probe-tip-adapters are used to measure MOSFET’s gate-source voltage Vgs,
and drain- source voltage Vds. A Pearson coil (model 2878) with an analog bandwidth
of 70MHz is used to measure the drain current Ids. A 250µH ferrite-core inductor is
used as the load inductor for inductive switching experiments. Lecroy 6100A, 1GHz
oscilloscope with sampling rate of 5GS/s is used to measure the switching waveforms.
Double pulse tests are performed to study switching waveforms and energy losses.
The inductive switching waveforms are measured with 800V DC input voltage, 10A
load current and 47Ω gate resistance. The list of components and measuring instru-
ments for switching experiment setup is shown in Table 2.1.
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Table 2.1: List of components and measuring instruments for inductive switching
experimental setups
Part Type
SiC MOSFET C2M0160120D
Gate Driver IXDD609SI (maximum 9A source/sink drive current)
Load Inductor 250µH ferrite-core inductor
Current Measurement Pearson coil(model 2878)
2.2.2 Parameter extraction
Device parameter values are extracted from manufacturer’s datasheets. The thresh-
old voltage Vth and MOSFET transconductance gfs are extracted from device transfer
characteristics curve. Drain-source capacitances Cds1 and Cds2 are obtained from de-
vice output capacitance curve as a function of drain-source voltage. Reverse transfer
capacitances Cgd1 and Cgd2 are extracted from device transfer capacitance curve as
a function of drain-source voltage. Gate-source capacitances Cgs is obtained from
device input capacitance curve. Table 2.2 lists the extracted model parameter values
for the analytical loss model.
2.2.3 Switching waveforms
Double pulse switching tests are performed to obtain switching waveforms. In this
experiment the input voltage is 800V and the probe deskew is performed before the
measurements to correctly measure the power loss. Fig. 2.9 and Fig. 2.10 show the
turn-on and turn-off transient waveforms of the lower switch (drain-source voltage
Vds, and drain current Ids) for inductive load switching at 800V input, 10A load
current, and 47Ω gate resistance.
The switching stages of the proposed analytical model are identified in the figures
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Table 2.2: Parameter values and parasitic element values
Section Parameter Value
Power Circuit
Main loop parasitic inductance Lpcb 67nH
Common source parasitic inductance Ls 15.2nH
Load inductor equivalent capacitance CL 64pF
Gate Driver circuit
High level gate drive Vdr−H 18V
Low level gate driveVdr−L -5V
SiC MOSFET C2M0160120D
Gate threshold voltage Vth 3.25V
Transconductance gfs 1.5S
Gate-source device capacitance Cgs 580pF
Low level gate-drain device capacitance Cgd1 15.5pF
High level gate-drain device capacitance Cgd2 300pF
Low level drain-source device capacitance Cds1 100pF
High level drain-source device capacitance Cds2 700pF
Reverse recovery time Trr−datasheet 23ns
Reverse recovery charge Qrr−datasheet 105nC
Reverse recovery current Irrm−datasheet 9A
and should be compared with Fig. 2.3. In the turn-on transition, an overshoot of
drain current Ids is observed in the period [t3, t4], due to the SiC MOSFET reverse
recovery current. Turn- off transition switching waveforms are shown in Fig. 2.10.
As seen in the figure, the gate-source voltage Vgs drops to threshold voltage Vth only
when the drain current Ids decreases to zero at time t9. This matches the model
waveforms of Fig.2.3. The piecewise-linear switching waveforms predicted by the
proposed analytical model are plotted and compared with the experimental waveform
for turn-on transition in Fig. 2.11 and turn-off transition in Fig. 2.12 when the load
current is 10A and gate resistance is 47Ω.
It is remarkable that the proposed analytical loss model based on closed-form
equations provides reasonably accurate prediction of actual time-domain switching
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Figure 2.9: Turn-on transition of SiC MOSFET switching waveforms
Figure 2.10: Turn-off transition of SiC MOSFET switching waveforms
waveforms. Some small mismatch in the waveforms is probably caused by some
simplifying assumption, such as constant MOSFET transconductance gfs and two-
value step-wise approximation of nonlinear capacitances Cgd and Cds.
Fig. 2.13 shows the device measured turn-on switching energy, turn-off switching
energy and total switching energy, as a function of load current Io, when the gate
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(a)
(b)
Figure 2.11: Comparison between measured (solid lines) and analytical (dashed lines)
waveforms for (a) Ids and Vds (b) Vgs and Vds at turn-on transition (10 A load current,
47Ω gate resistance)
resistance is 47Ω. The DC input voltage Vdc is 800V in experimental measurements.
As the load current increases, the turn-on switching energy and turn-off switching
energy increase as well. However, turn-off energy loss does not increase as fast as the
turn-on switching energy loss, due to lower increase of turn-off time at a higher load
current.
This can be seen in Fig. 2.14, showing the device turn-on and turn-off times as
a function of load current, when gate resistance is 47Ω. Both turn-on and turn-off
times increase with load current, but turn-off time shows only a modest increase.
Fig. 2.15 shows the measured losses (solid line) in experiments as a function of load
current compared to model predicted losses (dash line). Good agreement is achieved
between the losses calculated by the proposed model and the simulated losses at
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(a)
(b)
Figure 2.12: Comparison between measured (solid lines) and analytical (dashed lines)
waveforms for (a) Ids and Vds (b) Vgs and Vds at turn-off transition (10 A load current,
47Ω gate resistance)
different load current levels.
The measured device switching times (solid lines) in experiments as a function of
load current are compared to model predicted times (dash line) in Fig. 2.16. Good
agreement is achieved between the calculated switching times from the proposed
model and the measured times.
In Fig. 2.17, the device turn-on, turn-off and total switching loss energies are
shown as a function of the gate resistance at 10A load current. As seen, the switching
loss energy varies approximately linearly with gate resistance. With increasing gate
resistance, the switching loss energy increases due to slower switching transition (both
voltage and current rates).
Fig. 2.18 shows the device total turn-on and turn-off times as a function of gate
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Figure 2.13: Experimental switching energy losses as a function of load current
Figure 2.14: Experimental switching time as a function of load current
resistance, when load current is 10A.
The experiments measured losses (solid line) are compared to model predicted
losses (dashed line) as a function of gate resistance in Fig. 2.19. Good agreement
is achieved between the losses calculated by the proposed model and the measured
losses.
Switching losses (Eq. 2.13) during the current transfer interval [t3, t4] are strongly
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Figure 2.15: Comparison of low side SiC MOSFET switching losses as a function of
load in a phase leg configuration
Figure 2.16: Comparison of low side SiC MOSFET switching times as a function of
load in a phase leg configuration
affected by the duration (Eq. 2.6) of this time interval. Equation (2.6) shows the
dependence of this time duration on the gate drive circuit (CissRg term) and on
the parasitic source inductance (Ls2gfs term). It can be said that inductance Ls2
introduces a negative feedback from MOSFET current to the gate driver voltage
that slows down both MOSFET turn-on and MOSFET turn-off, increasing losses.
Considering this inductive effect is particularly critical for SiC high-voltage devices
given the high di/dt during switching. A similar phenomenon occurs at turn-off, see
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Figure 2.17: Experimental switching energy losses as a function of gate resistance
Figure 2.18: Experimental switching time as a function of gate resistance
equation 2.31. Also, switching losses (Eq. 2.17) during the reverse recovery interval
[t4, t5] are affected by reverse recovery time duration and reverse recovery current (
Trr2Irrm term).
Fig. 2.20 compares the reverse recovery current and time as a function of load
current between the analytical loss model and experimental results. There is a good
matching between the reverse recovery current and reverse recovery time calculated
using analytical loss model and obtained from the experiment. This shows that good
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Figure 2.19: Comparison of low side SiC MOSFET switching losses as a function of
gate resistance
matching can be obtained using the proposed model with all parameters extracted
from device datasheet.
At this point a comparison between the proposed model and the conventional loss
model is performed. The switching loss energy calculated by proposed model for vari-
ous load current is compared with the switching loss energy obtained by conventional
loss model and switching loss energy obtained by experiment. The comparison is
shown in Fig. 2.21. The gate resistance is 47Ω.
As pointed out, the conventional loss model does not take into account the parasitic
inductances and device nonlinear capacitances and the predicted switching loss has
significant errors in all cases. As the load current increases, the error in calculated
switching loss energy by conventional loss model increases because it neglects the
effect of the parasitic inductances. At load current Io=15A, the measured switching
loss is 1783.9µJ , while the predicted switching loss based on conventional loss model
is only 1221.842µJ .
In Fig. 2.22, the same comparison of SiC MOSFET switching losses is shown for
various gate resistance, when the load current is 10A. Similarly, the conventional loss
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(a)
(b)
Figure 2.20: Comparison between measured (solid lines) and analytical (dashed lines)
(a) reverse recovery current (b) reverse recovery time as a function of load current
model consistently underestimates switching losses. The relative error decreases as
the gate resistance increases. This is due to the fact that a larger gate resistance slows
down switching transitions, increasing losses but reducing the impact of parasitic
inductances..
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Figure 2.21: Comparison of SiC MOSFET switching losses as a function of load
current
Figure 2.22: Comparison of SiC MOSFET switching losses as a function of gate
resistance
2.2.4 IMPACT OF HIGH TEMPERATURE ON REVERSE RECOVERY OF
SIC MOSFET BODY DIODE
In order to study the body diode of SiC MOSFET switching behavior at high
temperatures, double pulse switching tests are carried out at 10A load current and
800V input voltage. Fig. 2.23 shows the experimental lower MOSFET drain current
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at turn-on at different temperatures. The current overshoot is due to the upper body
diode reverse recovery current, which increases with temperature.
Figure 2.23: Temperature dependency of reverse recovery of SiC MOSFET body
diode
Elevated temperature increases the stored charge within the drift region and carrier
lifetime which prolong the reverse recovery time. Increasing peak reverse recovery
current (Irrm) occurs due to the increasing stored charge in the drift region of the
body diode. Equation (2.17) shows that resulting increase in the reverse recovery
time and reverse recovery current increases the power loss. Fig. 2.24 shows the
device measured turn-on switching energy Eon, turn-off switching energy Eoff and
total switching energy, as a function of junction temperature.
2.2.5 EFFECT OF PARASITIC INDUCTANCES ON SWITCHING LOSSES
One of the main advantages of the proposed analytical loss model is that it captures
the different effect on switching losses of two types of parasitic inductances: the main
loop parasitic inductance Ls and common source inductance LS2. Fig. 2.25 shows
the calculated turn-on and turn-off switching loss energies with different main loop
inductances (Ls) for inductive load switching at 800V input, 10A load current, and
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Figure 2.24: Switching loss energies v.s. SiC MOSFET junction temperature
47Ω gate resistance.
Figure 2.25: Turn-on and turn-off switching energy losses as a function of main loop
parasitic inductance
The turn-on switching loss energy decreases when the main loop parasitic induc-
tance increases, since the inductive voltage drop of Vds in period [t3, t4] increases.
This reduces the voltage-current overlap, which causes the loss. The turn-off loss
slightly increases with the increase of Ls, mainly because of a larger voltage over-
shoot of Vds and a slower decrease of Ids in period [t8, t9]. The effect of Ls can
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be explained as a turn-on snubber, decreasing turn-on losses but increasing turn-off
losses.
Fig. 2.26 shows the calculated turn-on and turn-off switching loss energies with
different common source inductances (Ls2) for inductive load switching at 800V input,
10A load current, and 47Ω gate resistance. Both turn-on and turn-off switching loss
energies increase with the increase of Ls2, due to the smaller rate of change of Ids
and longer duration in periods [t3, t4] and [t8, t9]. It can be said that inductance
Ls2 introduces a negative feedback from MOSFET current to the gate driver voltage
that slows down both MOSFET turn-on and MOSFET turn-off, increasing losses.
Figure 2.26: Turn-on and turn-off switching energy losses as a function of common
source parasitic inductance
2.3 SUMMARY
A simple and accurate analytical switching loss model for SiC MOSFETs in a
phase leg configuration is developed. This model considers device capacitances and
parasitic inductances in the circuit, and the body diode reverse recovery, which sig-
nificantly affect switching losses. The turn-on and turn-off transitions are divided in
subintervals and analytical equations are derived for each subinterval. The accuracy
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of the proposed analytical loss model is validated by comparison with experimental re-
sulted switching waveforms and of the actual time-domain switching waveforms. The
difference between real switching losses and measured switching losses is discussed,
and the influence of the parasitic inductances on switching losses is demonstrated.
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Chapter 3
CHARACTERIZATION AND MODELING OF A
SIC MOSFET
3.1 POWER MOSFETs
Power semiconductor device development has always been a driving force for power
electronics systems. Silicon-based power devices have dominated the power electron-
ics applications for a long time. As the requirements for electric energy continuously
grow, silicon (Si) devices are coming to face some fundamental limits in performance
due to the inherent limitations of Si material properties, which make them unsuitable
for future demands, especially in high-voltage, high frequency, high-efficiency, and
high-power-density applications. As an example, currently Si insulated-gate bipolar
transistors (IGBTs) are able to handle high voltage over 5 kV and high current over
1000 A, however the bipolar nature of the device limits the switching frequency of con-
verter systems below 100 kHz and hence the efficiency of the system [1]. On the other
hand, Si metal-oxide-semiconductor field effect transistors (MOSFETs), despite their
high-switching-frequency capability in applications up to MHz, suffer from relatively
high on-state resistance and hence high conduction loss at higher blocking voltage,
which effectively restricts their use to low voltage applications less than 600 V. In ad-
dition, the general 150◦C limit of maximum junction temperature further constrains
the use of Si devices in high-temperature and high-power-density situations.
The emerging silicon carbide (SiC) technology with its superior material properties
compared to Si, brings solutions to all the above problems. As a wide bandgap
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material, SiC offers a critical electric field of 2.2 × 106V/cm, an order of magnitude
higher than Si. This increases the voltage blocking capability of SiC power devices
and allows them to be fabricated with much thinner and higher doped drift layers.
As a result, the on-state resistance and conduction loss reduce significantly. The high
thermal conductivity of SiC improves heat dissipation and, together with the wide
bandgap energy (3.3 eV), allows high-temperature operation above 300◦C. All of the
above advantages of SiC material make it an attractive alternative to Si in the future
for high voltage, high power, high frequency, high temperature, and high efficiency
converter systems [5, 6, 40, 7]. Table 3.1 lists important material properties of Si and
SiC [5].
Table 3.1: Comparison of Si and SiC material properties
Material Si 4H-SiC Unit
Bandgap Energy 1.1 3.3 eV
Critical electric field 0.3 2.0 MV/cm
Relative permittivity 11.8 10 -
Electron saturated drift velocity 1.0 2.0 ×107cm/s
Thermal conductivity 1.5 4.9 W/cm.K
The lower on-resistance makes SiC power MOSFETs an attractive choice in high
power applications, offering similar conduction loss as Si IGBTs while operating at a
much higher switching frequency [41, 42, 43, 44]. Due to lower device capacitance of
SiC power MOSFET, for the similar voltage and current ratings, the switching loss
of a SiC power MOSFET is much lower than Si IGBT or Si GTO. In inductive hard
switching, SiC MOSFET body diode can be used if no external anti-parallel diode is
connected [45].
Power MOSFET was the first commercially successful unipolar device developed
using silicon material, after improving the metal oxide semiconductor interface for
CMOS technology. Power MOSFET operation is dependent on the conductive chan-
nel formation at the surface of the semiconductor under the gate oxide layer [46].
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Based on the gate structure there are several kinds of vertical power MOSFET, in-
cluding VMOSFET for the V-shaped gate region, DMOSFET for the planar double-
diffusion technology of the gate and UMOSFET for the U-groove gate structure. As
an example the power DMOSFET structure is shown in Fig 3.1. Blocking capability
of the MOSFET is determined by the thickness and doping concentration of drift
region. Lower doping concentration results in higher blocking voltage but leads to
higher on-resistance.
Figure 3.1: Power DMOSFET structure
As seen in the structure of Fig. 3.1, there is a parasitic NPN bipolar transistor in
the MOSFET structure. This NPN transistor is a parasitic BJT and should be kept
off in all operating modes of the MOSFET, otherwise it could lead to device latch-up
and loss of gate control. To keep the BJT off, the P-base region is shorted to the
source contact through the P+ region. As shown in the Fig. 3.1, this creates a P-N
junction connecting the source region to the drain region, called built-in body diode
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of the MOSFET.
3.1.1 STATIC I-V CHARACTERISTICS
When the gate-to-source voltage is sufficiently positive, a conductive electron chan-
nel is formed at the surface of the semiconductor under the gate as shown in Fig. 3.1.
This channel creates an electron current flow path between drain and source. The
on-resistance during conduction is determined by the total resistance of the current
path, which includes the resistances of the N+ region connected to the source, of the
channel, of the JFET region, of the N- drift region and of the N+ substrate. Usually
the resistances in the N+ substrate and the N+ region that is connected to the source
can be neglected since the doping concentration is high in these regions. Since the
on-resistance determines the current capability of the device, it is a very important
parameter in the MOSFET [46]. The on-resistance can be extracted from the slope
of the I-V characteristics in the linear region at low voltage.
As shown in the Fig. 3.2, when drain-source voltage Vds increases to a certain
value, the drain-source current Ids saturates and the device operates in the so-called
saturation region.
Figure 3.2: I-V Characteristics of Power MOSFET
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In the saturation region device losses are high, because voltage and current are
both high at the same time. In switching applications, if the power MOSFET is
working as a switch, it is necessary to avoid the device operating in the saturation
region due to high power dissipation.
Power MOSFET has blocking voltage capability and can support a large drain-to-
source voltage Vds across the P-base/ N- drift region junction when the gate-source
voltage Vgs is zero or negative, with a small leakage current going through the device.
As seen in Fig. 3.1, during turn-off transition, the depletion layer extends out from
the P-base/ N-drift region junction to support the applied drain-to-source voltage.
Extension of the depletion layer during turn-off transition of power MOSFET for
both low and high drain-to-source voltage Vds is shown in Fig. 3.3. The blocking
capability of power MOSFET is limited not only by the thickness of the devices and
the doping concentration of N-drift region, but also by the structure inside the device,
foe example by the P-well spacing.
Figure 3.3: Extension of depletion layer of a power MOSFET
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According to the superior material properties of SiC compared with Si, the break-
down voltage of SiC can get almost 100 times larger than breakdown voltage of Si for
the same doping concentration since SiC has almost 10 times larger critical break-
down electric field than Si. Equation 3.1 express the relationship between breakdown
voltage and breakdown electric field.
VBR =
εSiCE
2
C
2q.ND
(3.1)
3.1.2 Dynamic characteristics
There are three main parasitic capacitances in power MOSFET, which are the
gate-source capacitance Cgs, the gate-drain capacitance Cgd and the drain-source
capacitance Cds. These capacitances are shown in Fig. 3.4.
Figure 3.4: Device parasitic capacitances of power MOSFET
In order to accurately model the dynamic behavior of the power MOSFET, the
parasitic capacitances should be modeled accurately, especially the modeling of the
gate-to-drain capacitance (Cgd), which affects the output switching waveforms due
to the “Miller” effect. The dynamic characteristics of power MOSFET is generally
dominated by the charging and discharging of the input capacitance seen from the
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controlling gate terminal. During the switching transient, due to Miller effect, the
equivalent input capacitance of the MOSFET will be the gate-source capacitance Cgs
in parallel with the amplified value of gate-drain capacitance Cgd (Ciss=Cgs+Cgd).
Usually, there are two methods to improve the switching speed of the power MOS-
FET. One is decreasing the gate resistance RG, the other one is reducing the input
capacitances Cgs and Cgd. Reducing the gate-source capacitance decreases the charg-
ing and discharging time of the MOSFET and minimizing the gate-drain capacitance
Cgd decreases the Miller effect and as a result, the switching time can be faster. Fig.
3.5 shows the C-V characteristics of a power MOSFET [47].
Figure 3.5: C-V characteristic of a power MOSFET
As seen in the figure the gate-source capacitance Cgs is almost constant with
increasing drain-source bias. But the gate-drain capacitance Cgd (same as Crss) de-
creases with increasing drain-source voltage. One can see that this Miller capacitance
increases abruptly at low voltage, which affects the dynamic behavior of the MOS-
FET during switching time. Hence, in order to develop an accurate model for power
MOSFET, it is very important to consider the non-linear gate-drain capacitance Cgd.
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3.2 SIC POWER MOSFET MODEL
Silicon power MOSFET has been suitable device for low voltage switching con-
verter applications due to low on-resistance and fast switching speed. For higher
voltage applications, silicon MOSFETs becomes impractical due to the very large
on-resistance. Superior electrical properties of silicon carbide (SiC) material make
it a very attractive semiconductor material for power switching devices. Specially,
4H-SiC MOSFET is one of the most promising devices for high-speed and low-loss
power switching applications.
SiC MOSFETs have become commercially available since 2011 from Cree, Infineon
and other manufacturers [12]. So, it is necessary to develop accurate models for SiC
power devices to evaluate the performance of SiC devices in different applications and
guide the switching converter designs.
Therefore, compact power device models are needed to be used during the design
process in circuit simulators such as PSpice, MATLAB Simulink, Saber and so on [21].
Developing accurate SiC device models able to predict the details of fast inductive
switching waveforms is very challenging. The goal of this work is to create a simple
and accurate circuit-simulator compact device model to evaluate the SiC devices
performance and validate it under static and switching conditions. The proposed
model predicts static I-V characteristic with proper accuracy. Due to the important
effect of built-in device parasitic capacitances on the dynamic behavior of the device,
the proposed model includes these parasitic capacitances. The proposed model will
be validated by comparison with simulation waveforms.
3.2.1 LITERATURE REVIEW OF SIC MOSFET MODELING
Many models have been proposed in the literature to predict the static and dy-
namic characteristics of Si and SiC power MOSFETs to support the development
process of SiC-based converters and evaluate their performance [27, 48, 49, 50, 51,
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52, 23, 53, 25, 54]. The device models can be divided in two main groups: 1) analyt-
ical models; and 2) circuit-oriented models which utilize equation-based description
of device behavior. There is extensive literature describing analytical models for SiC
MOSFET [26, 55, 56], but there are few publications about the implementation of
circuit-oriented models in simulators such as PSpice [53, 27].
The circuit-oriented models can be divided in two main categories: behavioral
models and physics-based models. In behavioral models a mathematical fitting of
the device characteristics is performed, which results in simple equations and fast
simulation time. The drawback is that behavioral models tend to work well only for
the operating conditions under which the curve fitting was performed and may not
work well under all conditions. On the other hand, physics-based models include the
physical properties the device, and often utilize more complex numerical methods such
as finite-element analysisl. A physics-based model can estimate in a satisfactory level
of detail of the MOSFET’s performance, if the parameters are correctly identified.
In [26], the physics-based numerical model is based on the drift diffusion equations
and accounts for incomplete ionization and charging and discharging of interface
states. This model can capture the effects of surface phenomena, but it is very
complex and requires long simulation times, which make the model unsuitable for
circuit simulator implementation. A simple SPICE behavioral model for SiC power
DMOSFETs is presented in [27]. The model is obtained by modifying the conventional
level-1 Si power MOSFET model available in commercial SPICE simulators. The
models requires several fitting factors to be extracted from device characteristics to
obtain good matching.
Behavioral model is based on mathematical equations to describe the behavior of
SiC MOSFET, and the information about the physical structure and physical pa-
rameters of SiC MOSFET is not necessary, therefore it is very suitable for power
electronics circuit simulation. The general method to describe the static character-
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istics of Si MOSFET, is to use three equations, which represents the cutoff region,
linear region and saturation region, respectively. Behavioral models typically use this
three-region description. However, these equations are not suitable for SiC MOSFET
modeling, since due to the lower transconductance of SiC MOSFETs compare to Si
MOSFETs, the statics characteristics of SiC MOSFET have more smooth transition
between the regions. Hence, the conventional behavioral model, which utilizes the
modified level-1 Si power MOSFET to model the SiC power MOSFET, suffers from
the simulation convergence problem [30]. In order to improve the simulation conver-
gence, the proposed model describe a new behavioral model with smooth continuous
equations [57].
3.2.2 Simulation Model of SiC Mosfet
The proposed circuit simulator compact SiC model is shown in Fig. 3.6 . The
model consists of a voltage-dependent current source Ids, gate-drain voltage-dependent
capacitance Cgd, drain-source voltage dependent capacitance Cds, gate-source con-
stant capacitance Cgs. The voltage-dependent current source Ids is used to describe
the static characteristic of SiC MOSFET.
The dynamic behavior is strongly affected by the parasitic device capacitances.
The internal gate resistance Rg and drain and source contact resistances Rd and Rs
are included.
3.2.3 Voltage dependent current source Ids
In conventional models, Ids uses seperate equations for the cutoff region, linear
region, and saturation region. But for SiC MOSFET, it is difficult to accurately de-
termine the boundary drain–source voltage Vds between linear region and saturation
region, and dividing Ids description into several regions may cause convergence prob-
lems when the model used in power electronics circuit simulations. Based on this,
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Figure 3.6: Structure of the SiC model
the proposed method uses fitting method with smooth continuous equations to define
Ids.
The voltage-dependent current source Ids models the SiC MOSFET’s static I-V
characteristic, and comprises both output characteristic and transfer characteristic
equations. The transfer characteristic equation is a function of gate-source voltage
Vgs, and the output characteristic equation is a function of both gate-source voltage
Vgs and drain-source voltage Vds.
The transfer characteristic curve of SiC MOSFET is fitted by the voltage-dependent
current source Ids equation. The proposed equation for transfer characteristic is given
by
Ids1 = K1 · ln[1 + exp(Vgs − b1
c1
)] (3.2)
where K1, b1 and c1 are the fitting parameters of the transfer characteristic.
For the fitting of the datasheet output characteristic, the output characteristic
equation is function of boththe gate-source voltage Vgs and drain-source voltage Vds.
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For the output characteristic, the characteristic curves under different gate-source
voltage Vgs are fitted. Then the output characteristic parameters are fitted with
the drain-source voltage Vds as variable. The output characteristic equation can be
expressed in:
Ids2 =
{K2 · exp[a1(Vgs − Vth)] + b2} · Vds
1 + {K3 · exp[a2(Vgs − Vth)] + b3} · Vds (3.3)
where K2, a1, b2, K3, a2 and b3 are the fitting parameters of output characteristic.
The voltage-dependent current source Ids is obtained by combination of the current
equation resulted of transfer characteristic and the current equation resulted of output
characteristics and is given by:
Ids = Ids1 · Ids2 = K · ln[1 + exp(Vgs − b1
c1
)] · {K2 · exp[a1(Vgs − Vth)] + b2} · Vds1 + {K3 · exp[a2(Vgs − Vth)] + b3} · Vds
(3.4)
where K is the related fitting parameter and differs from K1 and K2. Note that if Vgs
<Vth, the drain-source current is zero.
By fitting the transfer characteristic and output characteristic together, the related
fitting parameters can be obtained. In section 3.2.5 the fitting process is demon-
strated. According to the datasheet, the trend of the curves is basically the same at
different temperatures, but the current values are different. The final static model
equation with temperature dependence is given by:
Ids = K(T )·ln[1+exp(Vgs − b1
c1
)]· {K2 · exp[a1(Vgs − Vth)] + b2} · Vds1 + P (T ) {K3 · exp[a2(Vgs − Vth)] + b3} · Vds (3.5)
where
K(T ) = K · [1− h1 · (T − 25)] (3.6)
and
P (T ) = [1− h2 · (T − 25)] (3.7)
where h1 , and h2 are related fitting parameters of the temperature characteristic.
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3.2.4 Dynamic Characteristic Model
The dynamic characteristic of SiC MOSFET is mainly determined by three inher-
ent capacitances. The gate-source capacitance Cgs is equivalent to the metal oxide
capacitance of SiC MOSFET and is relatively independent of the applied voltage.
Hence, a constant capacitance is used in the proposed model.
According to the C-V characteristic curves provided in SiC MOSFET datasheet,
the capacitances Cgd and Cds are nonlinear voltage dependent capacitances, so con-
stant capacitances may not reflect accurate dynamic characteristic of SiC MOSFET.
The proposed model for capacitance Cgd is shown in Fig. 3.7. The constant linear
capacitance C0 is to generate current iC0 which varies with the gate-drain voltage,
Vgd, by means of the voltage-dependent voltage source Q. The equivalent current
igd describes the nonlinear capacitance Cgd by means of the current-dependent cur-
rent source [34, 58, 59]. So, the voltage-dependent capacitance Cgd is depicted by
the voltage-dependent current source. The constant capacitance C0 is to realize the
differential characteristic of the capacitance Cgd and simplify the simulation [34].
Figure 3.7: The proposed model of capacitance Cgd
52
The modeling equations are developed as in :

Q(V ) = f(Vgd)
i = dQ
dt
=⇒

i = df
dVgd
· dVgd
dt
igd = 1C0 i0
=⇒
{
Cgd = dfdVgd (3.8)
As shown in equation (3.8), the equation for Q is needed to develop the capacitance
model. The equation of capacitance Cgd can be obtained by data extraction and fitting
from the C-V characteristic. According to equation (3.8), it can be found that Cgd
and Q have differential relationship.
Q =
∫
CgddVgd (3.9)
By using equations (3.8) and (3.9), Cgd and Q can be obtained as:
cgd =
p
1 + exp( q−Vgd
r
)
+ s (3.10)
Q = f(Vgd) = p.r.ln[1 + exp(
Vgd − q
r
)] + s.Vgd (3.11)
where p, q, r and s are the fitted parameters of the C-V characteristic.
The drain-source capacitance Cds is also a nonlinear capacitance andh can be
modeled using the same approach described for Cgd.
3.2.5 Parameter extraction
The parameters in proposed compact model are obtained by data extraction and
equation fitting.
The parameter extraction method is shown in Fig. 3.8.
Using data extraction software, GetData, the characteristic curves in datasheet
are converted to the required data. Then using MATLAB software, extracted data
are fitted by I-V and C-V characteristic equations. The internal gate resistance Rg
is given in datasheet but it is small compared to the external gate resistance which
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Figure 3.8: Parameter extraction method
is typically introduced to dampen transient oscillations during switching transients.
Resistances Rd and Rs are assumed to be constant and represent the distributed
nature of terminal contact mesh.
Table 3.2 lists the static model parameters valued for SiC MOSFET (C2M0160120D)
at 25◦C.
Table 3.2: The Extracted parameter for static characteristic
Parameter a1 a2 b1 b2 b3
Value -0.253 0.00594 2.035 61.94 45.56
Parameter c1 K K1 K2 K3
Value 0.134 0.9981 33.7 -5.076 2.054
The fitted parameters in the temperature dependent output characteristic equa-
tions 3.6 and 3.7, are h1 = 4.474e-3 and h2 = 2.223e-3.
To extract the capacitance parameters, the datasheet provides input capacitance
Ciss, the transfer capacitance Crss, and output capacitance Coss curves, from which
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the desired capacitances can be obtained as follow:
Cgs = Ciss − Crss
Cgd = Crss
Cds = Coss − Crss
(3.12)
Using the obtained data from 3.12, the parameters required for nonlinear capaci-
tance model, are extracted using curve fitting and are shown in Table 3.3.
Table 3.3: Non-linear capacitances parameters
Parameter p q r s
Cgd 3.673e4 -30.96 -5.96 7.026
Cds 387.3 -0.1878 145.8 -0.00402
3.2.6 Model Verification
To validate the proposed compact model, the simulation static characteristic and
dynamic characteristic curves are compared with the device datasheet curves. The
static characteristic curves in datasheet include the forward transfer characteristic
and the forward output characteristic.
According to the parameters presented in Table 3.2, the proposed static model can
be built in PSpice, and the curves can be obtained by dc sweep analysis. Fig. 3.9
compares the transfer characteristic between simulation curves (dashed lines) and
datasheet curves (solid lines) curves, in forward conduction mode. The SiC MOSFET
model used in simulation is from the manufacturer CREE Inc. The simulation curves
are in good agreement with datasheet curves.
The comparison of datasheet output characteristic curve and simulation curve is
shown in Fig. 3.10. The figure shows that the simulation curves are in good agreement
55
Figure 3.9: The comparison of transfer characteristic between simulation and
datasheet
with the datasheet curves.
The temperature dependent static model can be built in PSpice, and the forward
output characteristic curves at different temperatures can be obtained. Figs. 3.11
shows the comparisons between simulation (dashed lines) curves and datasheet (solid
lines) curves under temperatures -55◦C, and 150◦C, for forward output characteristic.
The simulation curves are in good agreement with datasheet curves.
The intrinsic nonlinear capacitances determine the dynamic characteristic of a
power MOSFET, so the intrinsic capacitance model must be verified by comparing the
simulation curves with datasheet curves. The simulation curves can be obtained with
the time domain transient in PSpice. Fig. 3.12 shows the gate–drain, drain–source ca-
pacitance comparisons between simulation (dashed lines) and datasheet (solid lines).
The simulation curves are in good agreement with datasheet curves.
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Figure 3.10: The comparison of output characteristic between simulation and
datasheet
Furthermore, the dynamic characteristic includes the voltage and current changes
of the power MOSFET under switching condition. In order to verify whether the
dynamic characteristic of the proposed model under switching condition is correct, a
double pulse simulation circuit is built as shown in Fig. 3.13.
In order to predict voltage and current transient slopes, overshoot and ringing,
some circuit parasitic inductance are also included in simulation. The double pulse
circuit parameters are shown in Table 3.4.
Table 3.4: Double pulse simulation circuit parameters
Parameter Input Voltage
Vin (V)
Load Current
(A)
Inductive
Load (µH)
Gate
ResistanceRg(Ω)
Value 500 10 250 20
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The voltage and current simulation switching waveforms of the SiC MOSFET are
shown in Fig. 3.14. The voltage and current switching waveforms during turn-on and
turn-off transient are shown in Fig. 3.15 and Fig. 3.16.
The simulation results show that the proposed compact model can work properly
in the double pulse circuit and can reflect the voltage and current changes of SiC
MOSFET under switching condition.
3.3 SUMMARY
In this chapter, a simple and accurate circuit-simulator compact model for a SiC
power MOSFET is developed. The model parameters can be easily extracted from
device static I-V characteristics and C-V characteristics. This model considers the
non-linearity of the device internal capacitances, which is a very important feature for
circuit designers. A parameter extraction method is provided to allow easy extraction
of model parameters using static I-V characteristics and C-V characteristics. A double
pulse test-circuit simulation is built to test the switching behavior of SiC MOSFET
model. In order to simulate the parasitic ringing during very fast switching transient,
gate-source driving loop and drain-source main switching loop parasitic inductances
are considered in the simulation. The extracted parameters are used with the SiC
MOSFET device model for inductive hard switching simulations in Pspice. The
static and dynamic characteristics of the proposed model were well verified based
on the datasheet and double pulse simulation. The simulation results show that the
proposed compact model can work properly in the double pulse circuit and can reflect
the voltage and current changes of SiC MOSFET under switching condition.
58
(a)
(b)
Figure 3.11: Comparison between simulation (dashed line) and datasheet (solid line)
for output characteristic at Forward transfer characteristic comparison between sim-
ulation (dashed line) and datasheet (solid line) at (a)-55◦C (b) 150◦C
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(a)
(b)
Figure 3.12: Comparison between simulation (dashed line) and datasheet (solid line)
(a) Gate–drain capacitance (b) drain–source capacitance as a function of drain-source
voltage
Figure 3.13: The double pulse simulation circuit
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Figure 3.14: The simulation waveforms of double pulse circuit
Figure 3.15: The simulation waveforms during turn-on transient
Figure 3.16: The simulation waveforms during turn-off transient
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Chapter 4
CONCLUSION AND FUTURE WORK
4.1 CONCLUSION
This dissertation discusses the device modeling and loss analysis of wide bandgap
power semiconductor devices. SiC power MOSFET is the wide bandgap power semi-
conductor device studied in this dissertation. The main objective in device modeling
is to develop the functional relationship among the electrical and thermal parameters
of the devices that are to be modeled. Closed form mathematical equations are used
to develop Loss models to accurately describe power loss mechanisms and determine
losses as a function of various design parameters.
First, a simple and accurate analytical loss model for SiC power devices is pro-
posed. In order to evaluate the proposed analytical loss in more converter topologies,
such as inverter, half bridges, full bridges and so on, the analytical loss model is
investigated for a SiC MOSFET in a phase leg configuration.
A novel feature of this loss model is that the nonlinearity of device capacitances
and the parasitic inductances in the circuit, such as the source inductance shared
by the power stage and gate driver loop, the drain inductance, etc., are considered
in the loss model. In addition, the model takes into account the reverse recovery
characteristics of the body diode of the SiC MOSFET.
The proposed model identifies the switching waveform into subintervals, and devel-
ops the analytical equations for each switching subinterval to calculate the switching
loss. Inductive switching for turn-on and turn-off transitions are analyzed in detail.
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A double pulse test-bench is built to characterize inductive switching behavior of
the SiC devices. The analytical results are compared with experimental results. The
comparison results show that the proposed analytical loss model can calculate switch-
ing loss more accurately than the conventional loss model and provides reasonably
accurate prediction of actual time-domain switching waveforms.
Impact of High Temperature on Reverse Recovery time and current of SiC MOS-
FET Body Diode is investigated. In order to study the body diode of SiC MOSFET
switching behavior at high temperatures, double pulse switching tests are carried out.
Second, a circuit simulator compact model is proposed for SiC MOSFETs. To
solve the simulation convergence problem of the SiC MOSFET model, continuous
equations are developed to describe the static and dynamic characteristics. Further,
the static characteristic of SiC MOSFET obtained by the proposed model is verified
by comparing the simulation curves with the static curves provided in datasheet, and
the dynamic characteristic is verified by comparing the time domain simulation of
the proposed model with the double pulse simulation circuit. The accuracy and good
convergence of the model provide a good way to research the power converters with
SiC MOSFETs by simulation way.
A novel feature of the proposed model is that it takes into account the nonlinear
parasitic capacitances of the device and only device manufacture datasheet is required
for the parameter extraction. A curve fitting parameter extraction procedure is pro-
posed. A simulation model is built in PSpice software tool, considering the parasitic
elements associated with the PCB interconnections and other components (load re-
sistor, load inductor and current shunt monitor). The PSpice simulation results are
compared with datasheet results. The comparison shows good agreement between
simulation and datasheet results for both static characterization and dynamic char-
acterization.
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4.2 FUTURE WORK
Based on the research results presented in this dissertation, future work can be
accomplished as follows:
1) Experimental Resistive and inductive switching validation of the compact SiC
power device model.
A PCB double pulse tester circuit will be built to verify the accuracy of the pro-
posed SiC device model under switching conditions. Comparison between simulation
results and experimental results will be done to evaluate the performance of the pro-
posed SiC MOSFET compact model. Furthermore, the switching behavior will be
correlated with static device characteristics commonly available from datasheet.
2) Resistive and inductive switching experiments at higher temperature.
The experiment temperature is limited by SiC devices package, which has much
lower temperature range compared to SiC material and devices.
3) Improve the parasitic non-linear capacitances model of SiC MOSFET, which
strongly affects the dynamic characteristics of SiC MOSFET.
4) Design of a SiC DC-DC synchronous buck converter
In order to reveal the SiC MOSFET performance and validate the proposed an-
alytical loss model, a DC-DC synchronous buck converter design using 1200V SiC
MOSFETs will be demonstrated. The efficiency of the power converter will be mea-
sured, and device temperature will be monitored during steady-state operation. The
comparison of experiment, PSpice simulation, analytical loss model calculation will
be done, in terms of device losses and converter efficiency.
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